Abstract-This paper describes precision techniques for the design of comparators used in high-performance analog-to-digital converters employing parallel conversion stages. Following a review of conventional offset cancellation techniques, circuit designs achieving 12-b resolution in both BiCMOS and CMOS 5-V technologies are presented. The BiCMOS comparator consists of a preamplifier followed by two regenerative stages and achieves an offset of 200 pV at a 1O-MHZ clock rate while dissipating 1.7 mW. In the CMOS comparator offset cancellation is used in both a single-stage preamplifier and a subsequent latch to achieve an offset of less than 300 pV at comparison rates as high as 10 MHz, with a power dissipation of 1.8 m W.
I. INTRODUCTION

I
N high-speed analog-to-digital converters, comparator design has a crucial influence on the overall performance that can be achieved. Converter architectures that incorporate a large number of comparators in parallel to obtain a high throughput rate impose stringent constraints on the delay, resolution, power dissipation, input voltage range, input impedance, and area of those circuits. Moreover, the relatively large device mismatch and limited voltage range that accompany the integration of comparator circuits in low-voltage scaled VLSI technologies severely compromise the precision that can be obtained.
This paper introduces a number of comparator design techniques for use in parallel A/D converters that are implemented in BiCMOS and CMOS VLSI technologies. The suggested methods are intended to provide improved resolution and speed while maintaining low power dissipation, a small input capacitance, and low complexity. The techniques are presented within the context of practical designs for both a BiCMOS and a CMOS comparator with 12-b resolution at 1O-MHZ comparison rates. The BiCMOS comparator employs a low-gain preamplifier followed by two regenerative amplifiers to achieve an offset of 200 pV at clock rates as high as 10 MHz. In the CMOS comparator, offset cancellation is used in both the preamplifier and the subsequent latch to achieve an offset of less than 300 pV at 10 MHz. Manuscript received March 4, 1992; revised July 13, 1992 The next section of this paper reviews some of the conventional approaches to offset cancellation and identifies their fundamental trade-offs and limitations. The Bi-CMOS comparator is then described in Section III, and the design of the CMOS comparator is presented in Section IV. The experimental results obtained for both circuits are summarized in Section V.
II. OFFSET CANCELLATION TECHNIQUES
A. Circuit Topologies
The analog sampling capability inherent in CMOS and BiCMOS technologies provides a means whereby offsets can be periodically sensed, stored, and then subtracted from the input [1] . Of the various offset cancellation methods, two of the most common approaches, based on input offset storage (10S) and output offset storage (00 S), are considered herein. Fig. 1 (a) and (b) illustrates these two approaches as applied to a fully differential comparator. Each of these topcdogies comprises a preamplifier, offset storage capacitors, and a latch. With 10S, the cancellation is performed by closing a unity-gain loop around the preamplifier and storing the offset on the input coupling capacitors. With 00S, the offset is cancelled by shorting the preamplifier inputs and storing the amplified offset on the output coupling capacitors. A comparison of these two approaches reveals their respective merits and drawbacks.
In the comparator with 10S, the residual input-referred offset (i. e., the offset after calibration) is Vos1 Vos = --
where Vos 1 and A. are the input offset and gain of the preamplifier, respectively, AQ is the mismatch in charge injection from switches~5 and S6 onto capacitors C 1 and C2, and Vos~is the latch offset. In the comparator employing 00S, the residual offset is
Equations (1) and (2) show that, for similar preamplifiers, the residual offset obtainable using 00S can be smaller than that for 10S. In fact, unless sufficient statistical data for Vos,, AQ, and Vos~are available, 10S requires the use of quite large values for A. and C to guarantee a low Vos. Since the value of the input coupling capacitors with 10S is governed by charge injection, kT/ C noise, and attenuation considerations, the input capacitance of this topology is usually higher than that of the 00S configuration. During offset cancellation, the input capacitance of the 10S circuit is equal to the offset storage capacitor, while in the comparison mode it is approximately the sum of the input capacitance of the preamplifier and the parasitic capacitances of the offset storage capacitor. These parasitic capacitances are typically as large as 0.1 to 0.2 pF for input storage capacitors in the range of 0.5 to 1 pF, whereas the preamplifier input capacitance can be maintained below 30 fF. For this reason 00S is generally preferable in flash stages, where many comparators are connected in parallel. Of course, the dc coupling at the input of an 00S comparator limits the common-mode range. Also, in applications where a large differential reference voltage must be stored in the comparator [2] , the preamplifier of the 00S topology must be designed for a low gain so that it does not saturate at its output.
While 10S is accomplished by means of a closed feedback loop, which forces the preamplifier into its active region, 00S is normally an open-loop operation that requires tight control of the amplifier gain. Therefore, 00S is typically implemented using a single-stage amplifier with a gain of less than 10 to ensure operation in the active region under extreme variations in device matching and supply voltage.
In conventional CMOS comparator designs, the preamplifier is typically followed by a standard dynamic CMOS latch. As shown in the following subsection, this latch has a potentially large input offset and therefore requires the use of a high-gain preamplifier in order to achieve a low offset. Consequently, in high-resolution applications a single stage of 00S cannot be used, while a single-stage high-gain preamplifier with 10S suffers from a long delay.
The above considerations have led to the use of multistage calibration techniques in high-resolution applica- tions. Fig. 2 illustrates a typical multistage comparator topology that, in effect, utilizes both 10S and 00S when it is clocked sequentially [2], [3] . The overall gain of the circuit is chosen so that an input of 0.5 LSB overcomes the offset of the latch (50 to 100 mV), and the number of stages is then selected to provide the smallest delay [2] .
In the configuration of Fig. 2 a large latch offset is accommodated through the use of multiple preamplifier stages, each with offset cancellation. Alternatively, the offset of the latch can be reduced so as to relax the gain required of the preamplifier. This can be accomplished through the use of either devices with inherently low offsets or offset cancellation in the latch.
B. Design Constraints in a Dynamic CMOS Latch
In order to synchronize the operation of a comparator with other parts of a system, as well as provide the gain needed to generate logic levels at the output, a regenerative amplifier is normally used as the final comparator stage. Fig. 3 shows a dynamic CMOS latch similar to that used in [4] to amplify small differences to CMOS levels. In this circuit, when @ is low, M5 is off, S 1 and S2 are on, and the latch senses the inputs Vi., and Vi.2. When @ goes high, S 1 and S2 turn off to isolate nodes X and Y from input terminals and M5 turns on to initiate regeneration.
In order to simplify calculations and estimate a lower bound for the offset of the latch in Fig. 3 , only the mismatches between M 1 and M2 and between S 1 and S 2 are considered here. In practice, other errors such as mismatches between M3 and M4 further increase the offset. Considering only the M 1, M2 and S 1, S2 mismatches, the input offset of the latch can be expressed as 'os~=Av~~+i($":)(vGs 'TH)+% (3) where AV~~and V~~are the standard deviation and mean of the threshold voltage, AW/ W and AL/L are relative dimension mismatches, VG~-V~~represents the initial gate-source overdrive, AQ is the charge injection mismatch between S 1 and S2, and CDis the total capacitance at X or Y (assumed equal on both sides). This relationship reduces to a simpler form if CD is assumed to only include the gate-source capacitance of M 1 or A42, i.e., if CD = (2/3) WLCOX.Then, substituting for CD and g~gives
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where Z~is the initial drain current of M 1 and M2, which is determined by the dimensions of M5 and the high level of @. Note from (6) that although increasing L decreases AL/L, its overall impact is to increase all of the three terms, thus raising the delay-offset product. Increasing W diminishes the last two terms but slowly raises the first term; since the second term contributes most, a W of 5 to 10 times minimum size should be used. From (6) it also follows that increasing Z~only slightly improves the tradeoff. These observations indicate that, unless mismatch effects in a process are well characterized, a simple CMOS latch design will not reliably attain offsets less than several tens of millivolts.
In addition to a large input offset, the latch in Fig. 3 generates a great deal of kickback noise at its inputs when it is reset. This noise is largely differential because the two sides of the latch begin from different supply rails and swing in opposite directions toward their input commonmode voltage. As a result, the input levels are severely disturbed and may take a long time to recover if the preceding circuit does not have a low output impedance.
A SELF-CALIBRATING BiCMOS
COMPARATOR
As discussed in Section II, the fundamental limitations of CMOS comparators stem from the large offset of their latch, and the consequent gain required of the preamplifier. The BiCMOS comparator described in this section employs a latch that consists of devices with inherently low offset to ease the performance required of the preamplifier. This is accomplished through the use of a bipolar latch interposed between a preamplifier and a CMOS output latch.
A. Architecture   Fig. 4 shows the architecture and timing of the Bi-CMOS comparator. The circuit comprises a preamplifier, offset storage capacitors, a bipolar latch, and a CMOS latch. Controlled by clocks @, and *2, the circuit operates as follows. In the calibration mode, S 1 and S2 are off, S3-S6 are on, and the inputs of the preamplifier and the bipolar latch are grounded. The preamplifier offset is thus amplified and stored on C 1 and C2. In this mode, the two latches are also reset. In the comparison mode, first S3-S6 turn off while S 1 and S2 turn on; the input voltage V, is thereby sensed and amplified, generating a differential voltage at the bipolar latch input. Next, the two latches are strobed sequentially to produce CMOS levels at the output. The residual input-referred offset of this configuration is determined by the bipolar latch offset divided by the preamplifier gain. For an emitter-coupled bipolar latch, the latch offset voltage can be approximated as
where AW/ W and AL/L represent relative dimension mismatches between the emitters of the two devices. Comparison of (3) and (7) indicates that, assuming equal dimension mismatches for bipolar and MOS transistors, Vos~can be substantially less than VosMbecause kT/q = 26 mV (at room temperature) whereas VG~-V~H = 0.5-1 V. The lower offset of the bipolar latch permits a smaller gain in the preamplifier, resulting in a correspondingly faster response. In order to generate 5-V CMOS levels at the output from a 200-KV input, the comparator must provide an equivalent gain of 250001, a constraint that demands careful gain allocation among the three stages. In this design, the preamplifier has a gain of 20, while each of the two latches exhibits an equivalent gain of several thousand. As described in following subsections, these latches have a finite maximum gain because they steer a finite amount of charge.
B. BiCMOS Preampli)er
The preamplifier circuit is shown in Fig. 5 . It comprises source followers M 1 and M2, the differential pair Q 1 and Q2, and emitter followers Q3 and Q4. The preamplifier gain is stabilized against variations in temperature by using bias currents proportional to absolute temperature. By virtue of the large transconductance of the bipolar transistors, the differential amplifier achieves a bandwidth of more than 100 MHz with a power dissipation of only 0.5 mW. An important issue in the design of the preamplifier is the input noise. The flicker noise of MOS devices is quite substantial; as a consequence, large transistors must be used at the input unless this noise is reduced by offset cancellation. If the comparator offset is cancelled on every cycle, the time interval between offset cancellation and comparison does not exceed a few tens of nanoseconds. Hence, only those flicker noise components that change appreciably in this time interval will be significant. Due to the 1/~dependence of flicker noise, these components have very small magnitudes and thus are negligible. As a result, the source-follower dimensions are dictated only by thermal noise requirements.
Neglecting flicker noise, the preamplifier input-referred noise power density is [5] $='''(k) "k'('rb'''sw+k) '8' where gmBJT' and rb are the transconductance and base resistance of Q 1 and Q 2, Rsw is the channel resistance of input switches, and g~Mos is the transconductance of M 1 and M2. In this equation the first term represents shot noise in the bipolar pair, while the second term embodies the various sources of thermal noise. For this desigñ = 130 I.LVfor a bandwidth of 100 MHz. Emitter followers Q 3 and Q4 buffer the outputs and, together with D 1 and D 2, shift the output voltage down to establish a bias across capacitors C 1 and C2 in Fig. 4 , which are simply large NMOS transistors in this implementation.
C. Bipolar Latch
A combined circuit diagram of the bipolar and CMOS latches is shown in Fig. 6 . The bipolar latch consists of cross-coupled transistors Q 5 and Q 6 and a charge-pumping circuit, M 11, M 12, and C 3. The coupling capacitors C 1 and C2 act both as offset-storage elements and load devices for the bipolar latch. During calibration, *~is low, grounding the nodes X 1 and Y1, and 02 is high, discharging C3 to V~~. During comparison, @l goes high and, after the preamplifier has sensed the input and a differential voltage is developed at X 1 and Y1, @zgoes'low, turning M 12 on and transferring charge through the bipolar pair. In a fashion similar to that described in [6] , the voltage difference between nodes X 1 and Y1 is regeneratively amplified until C3 charges up and the tail current of the pair falls to zero. This operation, which can be viewed as charge sharing between C3 and the combination of C 1 and C2, occurs quickly because of the positive feedback around Q 5 and Q 6 and the large transconductance of these devices. With an initial voltage difference of 1 mV between nodes X 1 and Y1, the latch produces a differential voltage of several hundred millivolts in less than 5 ns.
Since the bipolar latch steers charge, rather than current, it has two advantages over conventional currentsteering bipolar latches: 1) it draws no input current during calibration and can therefore be directly coupled to C 1 and C2 without input bias current cancellation, and 2) it has zero static power dissipation. Also, in this application the preamplifier need only attenuate the input offset resulting from the V~~mismatch of the two bipolar transistors Q 5 and Q 6, rather than the larger VG~mis-match of two MOS devices as would be necessary if a CMOS latch were used.
The charge-sharing nature of the bipolar latch introduces a relationship between gain and delay that differs from that for current-steering circuits. In the latter the gain can approach infinity if sufficient time is permitted for regeneration, while the former has a finite gain because of the limited charge available for regeneration. The Appendix presents an analysis of transient response of the charge-steering latch to better illustrate this behavior.
D. CMOS Latch
The last stage of the comparator is a CMOS latch, included in Fig. 6 , that is used to generate CMOS levels from the output of the bipolar latch. It consists of sense transistors M3 and M4, cross-coupled devices M5-M 8, reset transistors M9 and M 10, and a CMOS clock delay inverter G 1. The operation of this latch is based on charge sharing between C 1 and the capacitance at the node X2, and between C2 and the capacitance at the node Y2. However, C 1 and C2 are not significantly discharged by activation of the latch because they are much larger than the parasitic at X2 and Y2. As a result, the voltages at X2 and Y2 closely approach the supply rails. The CMOS latch operates as follows. In the calibration mode, when 02 is high, ikf3 and M4 are off, and M9 and M 10 discharge X2 and Y2 to V~~. In the comparison mode, *2 goes low to strobe the bipolar latch and turn off M9 and M 10. Then, following a delay controlled by C3, transistors M3 and M4 turn on, coupling the voltage difference between X 1 and Y1 to the sources of M5 and M6 and initiating regeneration at nodes X2 and Y2. The regeneration continues until either X2 or Y2 reach the voltage at X 1 or Y1, while the other returns to V~~. Designed with short-channel devices for a fast response, this latch may have an input offset as high as 50 mV and thus must be strobed only after the bipolar latch has generated a sufficient voltage difference between X 1 and Y1. This is ensured by setting the switching point of G 1 above -3 V, so that its output does not go low until C3 has charged up by at least 2 V. Because C3 is approximately one-fifth the size of C 1 and C2, a 2-V change in its voltage corresponds to a potential difference of at least 200 mV between X 1 and Y1.
Another issue in the design of the CMOS latch is the disturbance it may cause at the sensitive nodes X 1 and Y1 before the bipolar latch is strobed. In this circuit, the only disturbance arises from the clock and charge feedthrough of M9 and M 10 as they turn off, and this is negligible because of the weak capacitive path from X2 and Y2 to Xl and Y1.
In order to prevent degradation of the X 1 and Y1 common-mode voltage, M3 and M4, which remain on as long as +2 is low, are followed by cross-coupled devices M5 and M6. For example, when X2 is low and Y2 is high M5 turns off, isolating X 1 from M7, which would otherwise discharge X 1 to one PMOS threshold voltage above VEE.
E. Simulation Results
Figs. 7 and 8 show the simulated waveforms for the two latches. For clarity, the amplitudes of @l and @2(= 5 V) are reduced in these figures. Fig. 7 depicts the waveforms at nodes X 1 and Y1. When 4 I goes high at t = 2 ns, the preamplifier senses the analog inputs ( K.l and Vi~2in Fig, 5 ) and amplifies their difference, thus generating a differential voltage at X 1 and Y1. At t = 22 ns, @2goes low to strobe the bipolar latch, thereby regeneratively amplifying the difference between Vx~and Vyl. Fig. 8 shows the waveforms at the outputs of the CMOS latch. As explained previously, the CMOS latch is activated by a delayed version of @z. The output nodes X2 and Y2 are initially discharged to V~~. Shortly after +2 goes low, charge is transferred from nodes Xl and Y1 to nodes X2 and Y2. If, for example, Vx 1 < Vyl, then more charge is transferred to Y2 than X2, and Y2 goes high while X2 is regeneratively pulled back to V~~. The degradation in the high level at Xl and Y1, which also appears as the high level of nodes X2 and Y2, is proportional to the ratio of the parasitic at X2 and Y2 to the coupling capacitors C 1 and C2. For the minimum geometry devices used in the latch, this degradation is approximately 0.8 V.
IV. A SELF-CALIBRATING CMOS COMPARATOR
While BiCMOS technologies offer the potential of superior performance in both digital and analog circuits, many such technologies lack the passive components that are essential for analog design. On the other hand, the prevalence of CMOS technology in system design has supported the incorporation of such components in many CMOS processes. To improve the performance obtainable in a fully CMOS comparator, offset cancellation can be applied to both the preamplifier and the latch. The CMOS comparator described in this section employs a topology that achieves complete offset cancellation for both its preamplifier and latch, thereby making it possible to achieve 12-b precision at comparison rates as high as 10 MHz when implemented in a 1-~m technology.
A. Architecture Fig. 9 is a simplified block diagram of the CMOS comparator. It consists of two transconductance amplifiers, G~l and G~z, sharing the same output nodes, load resistors R~~and R~2, and capacitors C 1 and C2 in a positive feedback loop around G~2. In the offset-cancellation mode, the inputs of G~l and G~2 are grounded and their offsets are amplified and stored on C 1 and C2. In the comparison mode, the inputs are released from ground and the input voltage is sensed. This voltage is amplified by G~l to establish an imbalance at the output nodes A and B, and hence at the inputs of G~z, initiating regeneration around G,,,2.
The calibration of this comparator can be viewed as output offset storage applied to both Gn I and G~2, resulting in complete cancellation of their offsets. This topology utilizes the offset-cancelled amplifier G~2 for regeneration, whereas a conventional 00S configuration incorporates an explicit latch that can suffer from large input offsets. Thus, neglecting second-order effects such as mismatch in charge injection from S 5 and S 6, the proposed topology achieves zero residual offset while retaining the advantages of 00S.
Owing to several complications, the block diagram of Fig. 9 is not practical if implemented directly as shown. First, the feedback capacitors and their parasitic load the output nodes, reducing the speed. Second, because of the finite on-resistance of S5 and S6, the positive feedback loop around G~2 is not completely broken in calibration mode, making the circuit prone to oscillation. More importantly, when S5 and S6 turn off to end the calibration, any mismatch in their charge injection can trigger a false regeneration around G~z. Since the feedback is designed for a fast response, this regeneration may not be overridden by small voltages at the input, hence causing a large overall input-referred offset for the comparator. Fig. 10 illustrates a modified comparator configuration that circumvents these problems. In this circuit, buffers B 1 and B2 isolate nodes A and B from the feedback capacitors, while switches S7-S 10 disable the feedback loop when required. Regeneration begins only after the input voltage has been sensed and amplified. It should be noted that the offsets of B 1 and B2 are also stored on C 1 and C2. 
B. Circuit Details
A CMOS implementation of the topology in Fig. 10 is shown in Fig. 11 . In this circuit, differential pairs M 1, i142 and M3, M4 constitute amplifiers G~l and G,,,2, respectively, with source followers M9 and M 10 serving as the buffers B 1 and B 2. Transistors M7 and M 8 operate as active loads, while M 5 and M6 set the output commonmode voltage and control the gain [2] . The additional currents supplied by M7 and M 8 both decrease the voltage drop across M5 and M6 and increase the available gain, two important advantages when the circuit must operate from a single 5-V supply. Moreover, by boosting the currents that charge and discharge nodes A and B, the pushpull operation of M3 with M7 and M4 with M 8 improves the large-signal response in two ways: it increases the output voltage swing and enhances the speed. This can be seen by noting that if, for example, node E goes high and node F goes low, the current in M7 is reduced, thus allowing M3 to more rapidly discharge node A to a lower voltage, while the current in M 8 is increased, thereby pulling node B more quickly to a higher voltage.
Since the comparator of Fig. 11 includes calibration of both the preamplifier and the latch, its residual offset is due primarily to mismatches among switches S5-S 10. Because of mismatches in their dimensions and threshold voltages, two nominally identical MOS devices carry slightly different charges in their inversion layers. This difference results in charge injection mismatch when the two switches turn off and charge absorption mismatch when they turn on. In the comparator circuit, both types of mismatch exist: charge injection mismatch from S5-S 8 when they turn off to end the calibration, and charge absorption mismatch from S 9-S 10 when they turn on to establish a positive feedback loop around Gn2.
Because S5 and S6 discharge their respective nodes to the same potential, their charge injection mismatch can be cancelled by an auxiliary switch placed between nodes E and F that turns off a few nanoseconds after S5 and S6, thereby equalizing the voltages at E and F [6] . With the same principle applied to S7 and S 8, the charge absorption mismatch between S9 and S 10 becomes the only significant contribution to the offset. This offset manifests itself when S9 and S 10 turn on, absorbing charge from C 1 and C2 into their channels. The charge absorption mismatch creates an offset voltage between the gates of A43 and M4 that is multiplied by the gain of the M3 and M4 pair when it appears at nodes A and B and is divided by the gain of the M 1 and M2 pair when referred to the main input. The resulting input-referred offset is AQ g.zsd + gm78 v~~" y g,?112
( 9) where AQ is the channel-charge mismatch of S9 and S 10 when they are on, C = C 1 = C2, and g~34, gfl,j'g,and g~12 are the transconductance values of differential pairs M3-M4, M7-M8, and M 1-M2, respectively. This equation indicates that, for a given AQ, Vo~can be reduced by: 1) increasing C, which increases the recovery and regeneration delays, as well as the area; 2) decreasing gn~q + g~Tg, which is accomplished by decreasing 12 and not only degrades the regeneration speed but also lowers the output swing; and 3) increasing g~l z, which either increases the input capacitance (if M 1 and M2 are widened) or limits the input and output swings (if Z1 is increased). As a compromise among these trade-offs, C = 0.5 pF and gm 12 = Q ( gm34 + gm78) were used in this design.
Equation (9) indicates that, in contrast to 00S and 10S configurations, the circuit in Fig. 11 imposes no constraint between the preamplifier voltage gain and the residual offset, thus allowing a better optimization of the load devices for speed and input range.
Since the flicker noise at the input of the comparator in Fig. 11 is removed by periodic offset cancellation, only thermal noise needs to be considered. If the noise contributions of source followers M9 and M 10 and capacitors C 1 and C2 are neglected, the total input-referred thermal noise power density is delayed phase of *2 is used to properly time the regeneration. A simpler approach is to employ a nonregenerative amplifier, such as thle one shown in Fig. 12 . Since the outputs X and Y of the comparator track the positive supply voltage by I~G~G I +~Gs9 and I~GS5 [ + vGS10, spectively, the amplifier inputs cannot simply be referenced to ground because, under worst-case conditions of supply and process variations, the amplifier may not provide rail-to-rail swings at its output. By replicating the X and Y common-mode voltage at the source of M 17, the circuit in Fig. 12 generates pull-up currents in M 13 and M 14 that, during reset, are twice the pull-down currents in M 11 and M 12 if the latter two are driven from X and Y. In this case, V., and V02 closely approach the supply rails. Since a single bias network, M 15-M 18, can be used for an array of comparators, the equivalent power dissipation of the output amplifier remains below 0.5 mW.
C. Simulation Results
Simulated waveforms for the CMOS comparator are shown in Figs. 13 and 14 ., wherein the amplitudes of @l and '$2 ( = 5 V) have been reduced for clarity. Fig. 13 depicts the waveforms at nodes X and Y. At t = 2 ns, @l goes low and the preamplifier senses the analog inputs (~.l and V1.2in Fig. 11 ), amplifying their difference so as to produce a larger differential voltage at nodes X and Y. At t = 6 ns, @2goes low to close the positive feedback Output amplifier waveforms (@, and 02 amplitudes not to scale).
around G~2, and Vx -Vy is amplified regeneratively. At t = 16 ns, the comparator is reset and returns to the offset cancellation mode. Fig. 14 shows the V., and Voz waveforms of the output amplifier. For a small difference between Vx and Vy, V. I and V02 are both high. When IVx -Vyl is amplified to a few volts, IV., -VozI approaches full CMOS levels.
V. EXPERIMENTAL RESULTS
The BiCMOS and CMOS comparators have been fabricated in a 2-pm BiCMOS process [7] and a l-yin CMOS process [8] , respectively. The performance of these experimental prototypes was evaluated for both dc and timevarying inputs. Typical measured input-referred offsets for two circuits are plotted as a function of the clock frequency in Fig. 15 . The sharp variations in offset with frequency are attributed to ringing and clock coupling in the package and the test setup.
To demonstrate the effectiveness of the offset cancellation, as well as the overdrive recovery at 10 MHz, the circuit responses were also examined for dynamic inputs. The purpose of these tests is to verify that, at a 1O-MHZ comparison rate, the comparators can recover from a large differential input and subsequently detect a small differential input. Fig. 16(a) depicts the experimental setup employed for these tests [9] . In this circuit the differential waveform generated at the inputs of the comparator consists of a large voltage difference in one cycle and a small difference in the next. To generate this input signal the clock is divided in frequency by a factor of 2 and then applied to the bipolar differential pair Q 1 and Q 2 so that the voltage at node B remains low for one cycle and high for the next. The other input of the comparator is held at a dc voltage close to the high level at B. If the Q 1, Q2 pair completely switches the current Z1, then the magnitude and polarity of the small differential input that follows the large transition can be precisely controlled by the value of RZ2and the position of switches S 1 and S2. Two typical waveforms produced by this arrangement are illustrated in Fig. 16(b) . The oscillographs in Figs. 17 and 18 show that the comparators indeed accomplish full offset cancellation and overdrive recovery, yielding an output of one when ( Vi.l -Vi~2)~ic~os = + 300 pV and (Vi~l -Vi~2)c~os = + 1 mV, and an output of zero when (V~.1 -V~~z)BicMos = -300 pV and (Vinl -VM)cMC)s= -1 mV. The performance of the two comparators is summarized in The design of fast precision comparators requires careful trade-offs among parameters such as speed, resolution, power dissipation, and input capacitance. The speed of a comparator is often limitled by its preamplifier overdrive recovery, while the resolution is constrained by the input offset of its latch. Thus, if the latch offset is reduced in a reliable way, the preamplifier can be designed for lower gain and hence faster recovery.
The availability of bipolar and CMOS devices on the same substrate can be exploited to design high-performance compact analog circuits. In particular, the high speed and low offset of bipolar transistors together with the zero-offset switching and rail-to-rail swing capabilities of CMOS devices allow the implementation of fast amplifiers, sensitive latches, and low-power level translators. Employing these attributes, a 1O-MHZ BiCMOS comparator with a 200-pV input offset and a power dissipation of 1.7 mW has been designed.
A CMOS comparator utilizing a new offset cancellation technique has also been introduced. To achieve a small residual offset, this comparator combines a preamplifier and a regenerative latch, both with offset cancellation. This topology significantly relaxes the preamplifier gain requirements, allowing high speed and low power dissipation. The comparator maintains an offset of less than 300~V at conversion rates up to 10 MHz while dissipating 1.8 mW. 
A simplified version of the bipolar latch described in Section H is shown in Fig. 20, (when M12turnson) to zero (when thedrain current of M 12 falls to zero). Therefore, Q 5 and Q 6 cannot be simply replaced with a small-signal equivalent circuit and(11) cannot be applied to this case. However, by deriving a time-dependent representation of g~and substituting it for GMin (11), an estimate of the equivalent gain of the latch can be obtained. A comparison of analytical results and SPICE simulations indicates that this approximation is indeed representative of the latch's behavior.
The current through R,z in Fig. 20 , i~,Z, can be approximated as v-~E-v~~(
If, for the moment, the base resistance of Q 5 and Q 6 is neglected and (3 is assumed to be infinite, g~is approximately ( 13) where r, is the emitter resistance of Q 5 and Q 6. In (13) the collector currents of Q 5 and Q 6 are assumed equal. Since this only holds for small VXY, the analysis is valid for amplification of very small signals, and in fact gives an upper bound for the equivalent gain of the latch. Substituting (13) in (11) 
The asymptotic equivalent gain of the circuit can be obtained by letting t + m in (17) and solving for vxy/ Vxyo.For t = m, the first term on the right-hand side of (17) The first exponential term in (19) represents the maximum available gain of the latch. The second term takes into account the effect of finite emitter resistance of Q 5 and
